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Abstract—A multilevel topology for photovoltaic (PV) 
systems with integrated energy storage (ES) is presented 
in this paper. Both PV and ES power cells are connected 
in series to form a DC-link, which is then connected to an 
H-bridge to convert the DC voltage to an AC one. The main 
advantage of the proposed converter compared to the 
cascaded-H-bridge (CHB) converter, as well as compared 
to the available multilevel topologies, is that fewer 
semiconductor devices are needed here. As the output 
voltage levels increase, more switches are saved, which 
results in a more efficient, cheaper, and smaller converter. 
So far, there is still no modulation strategy that is 
designed particularly for PV-fed multilevel converters with 
built-in ES. The standard modulations are unpractical for 
such an application since they suffer from deficiencies 
such as polluted output signals—thus, requiring larger 
output-filter—and over-modulation. A modified modulation 
strategy for PV+ES multilevel inverters is, therefore, 
introduced in this work. The proposal has been simulated 
and experimentally validated to evaluate its effectiveness, 
where it has been shown that the proposed topology is 
not exclusively feasible, but also suffers from less 
conduction and switching loss, achieving higher 
efficiency with respect to its counterpart the CHB. 
I.  INTRODUCTION 
IVEN the cost, power loss, size, and weight associated 
with the switching harmonics filter and transformer of 
two-level inverters, manufacturers are investigating multilevel 
ones for the feasibility of direct connection, converter to AC 
medium-voltage [1]-[2]. Moreover, the solar power harvesting 
increases by installing PV arrays in each cell, separately, and 
operate each one at its maximum power [3]. The literature 
survey shows that in multilevel converters category, several 
types have been proposed for PV power applications, such as, 
modular multilevel converter (MMC) [4], CHB [5], cascaded 
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Z-source [6], cascaded quasi Z-source (qZS) [7], and 
multilevel DC-link (M-DC-link) [8]-[9]. 
In the recent years, PV systems are involved as a major part 
of renewable energy resources in both micro-grid and large 
power system applications. Nevertheless, as the load demand 
does not meet the solar production in all the times, a means 
that stores the energy for non-solar covered periods is 
indispensable for an uninterruptible power supply [10]. In 
addition, PV systems with integrated ES can provide ancillary 
services to the grid operators such as, voltage support and 
frequency regulation [11]. The CHB topology for PV systems 
with ES is presented in [12] and [13], where the PV modules 
are feeding some power cells, while the ES are connected to 
other cells (see Fig. 1(a)). The configuration in these two 
references is similar, except that in the former the ES system 
is battery-based, while in the last super-capacitor is the storage 
element. In [14], each cell of CHB is fed by PV panels and 
batteries, where the PV panels are connected to the DC-links 
through boost converters, while the batteries are interfaced by 
bidirectional-boost converters (this topology is referred to as 
CHBB thereafter). Due to the separate control of the 
maximum power point trackers (MPPT) and state-of-charge 
(SOC) of the batteries through the two employed boost 
converters, the control is simple and the configuration is 
flexible; however, a high number of power switches and 
passives is used. A cell with a small battery is added into a 
PV-fed CHB configuration in [15], where the aim is to 
mitigate the high-order harmonics caused by the partial 
shading among the cells. The PV-fed CHB with integrated ES 
has been used differently in [16], where the ES is connected in 
series to the line through an AC voltage regulator. In [17], an 
MMC for PV systems with integrated ES has been proposed, 
where the PV panels are feeding each cell separately, whereas 
the batteries are installed on the DC side of the MMC. 
Nevertheless, the batteries being on the DC side of the MMC 
seems inconvenient, due to the batteries low voltage nature. In 
[18], a battery has been integrated into qZS inverter, by 
connecting it in parallel with the first qZS capacitor C1, while 
the authors in [19] proposed installing it in parallel with the 
second qZS capacitor C2, instead. The second configuration 
seems to be more advantageous due to the lower voltage 
ratings of the second qZS capacitor C2. This configuration has 
been extended for a multilevel one in [20], where a detailed 
controller parameters design is also provided.  
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In this paper, a M-DC-link converter is proposed, where the 
DC-link is formed with a series connection of PV and battery 
cells. The proposed topology uses almost 50% fewer switches 
compared to the CHB which significantly reduces the loss and 
price of the converter. It has to be noted that, this paper is an 
extension of [21], where the idea was first introduced. 
In some CHB’s cases, such as in [22]-[23], dealing with 
different power levels among the cells without affecting the 
current injected to the grid is straightforward; however, at the 
expense of output filter in each cell, which makes the 
advantage of using a small filter in multilevel converters lost. 
Consequently, the power loss and price of the converter are 
higher. Besides, the PV cells may enter the over-modulation 
region under high solar irradiance levels if the PV arrays are 
not uniformly segmented and/or the ES cells are not charged 
in a proper manner. In [24], a remedy to the over-modulation 
issue has been proposed; however, the concept is to 
deliberately make the PV arrays operate under higher voltages 
away from their MPP points, which affects the system’s 
overall efficiency negatively. To evade the aforementioned 
provisions, a modulation stage, which is from the phase-
shifted pulse-width-modulation (PS-PWM) family, has been 
designed in this paper, accordingly. 
 
 
 
 
 
Fig. 1.  (a) The conventional CHB and (b) proposed M-DC-link 
topology for PV systems with built-in ES. 
 
Fig. 2.  Operation states in the PV and ES power cells.  
 
II.  CIRCUIT CONFIGURATION OF THE PV-FED MULTILEVEL 
DC-LINK CONVERTER WITH INTEGRATED ES 
The proposed PV-fed multilevel grid-connected converter 
with integrated ES is shown in Fig. 1(b). The number of PV 
cells is n, while that of the ES is m-n. The literature survey 
shows that, the PV cells count is higher in some 
configurations, such as in [12]-[13], while it is the other way 
around in other configurations [25]. Accordingly, although 
either case can be considered for the proposed converter, it is 
assumed that the total cells count is equivalently divided 
between the PV and ES ones. All the cells are half-bridge 
type, where the PV panels are connected directly, while the 
batteries are interfaced by bidirectional-boost converters. 
Similar to the conventional CHB, Sx and Sx in Fig. 1(b) are a 
complimentary pair of switches, where x is i[1,n] and 
j[n+1,m]. The PV cells are connected in series, and are 
serially connected to the ES ones through an H-bridge 
(thereafter referred to as C/D-bridge), where the aim of using 
this later is to invert the voltage in the ES cells for both 
charging and discharging modes. Consequently, SC and SD in 
the C/D-bridge are gated for charging and discharging modes, 
respectively. The sum of all these cells is inverted 
synchronously with the grid through a low frequency H-bridge 
(thereafter referred to as Sync-bridge). The topology can be 
extended for a three-phase equivalent by adding two similar 
parts for the remaining phases. 
III.  ANALYSIS OF THE PV-FED MULTILEVEL DC-LINK 
CONVERTER WITH INTEGRATED ES 
A.  Cells mathematical model 
Each PV cell produces the voltages of either vPVi or 0 to the 
DC-link, while the ES ones produce either vESj or 0. Where 
vPVi and vESj are the voltages in the ith PV cell and jth ES cell, 
respectively. The ES cells can be inverted to –vESi through the 
C/D-bridge, as shown in Fig. 1(b). 
The ith PV cell is inserted when the switch Si is ON, as 
shown in Fig. 2(a). During this state, it is then dynamically 
characterized as, 
  PV PV
PV
1
= -i i gv i i dtC
                   (1) 
such as, iPVi is the ith PV array current, ig is the current 
injected to the grid, and CPV is the capacitor in each PV cell. 
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When the PV cell is bypassed as shown in Fig. 2(b), its 
dynamics are restricted to its local parameters as, 
 i iv i dt .CPV PVPV
1
=                          (2) 
As it can be seen from Fig. 2(c) and (d), for the cases when 
both the ES cell capacitor (CES) and battery are in discharging 
mode or both are in charging mode, and when the cell is 
inserted, the cell dynamic characteristic can be written as, 
  ES ES
ES
1
=j g jv i - i dtC
                   (3) 
where, iESj is the current going into the jth ES cell, and  is the 
C/D-bridge state, which takes the value of positive one, 
negative one, and zero during, respectively, discharging, 
charging, and float modes. Whereas, as shown in Fig. 2(e) and 
(g), in case of either the battery or the capacitor are in 
discharging mode, and when the cell is inserted, 
  j j gv i i dt .CES ESES
1
= -                    (4) 
As illustrated by Fig. 2(g), in case the ES cell is bypassed 
and the battery is discharging, the capacitor CES charges as, 
 j jv i dt .CES ESES
1
=                            (5) 
Whereas in case the ES cell is bypassed and the battery is 
charging (Fig. 2(h)), the capacitor CES discharges as, 
 j jv i dt .CES ESES
1
= -                          (6) 
B.  Operation modes  
1) During high irradiance levels 
During high irradiance levels, and when the power 
generated by the PV strings is larger than the power required 
by the grid, the PV cells inject the harvested power into the 
grid, and the surplus of it is used to charge the batteries. The 
C/D-bridge, in this case, is set to charging mode. The power 
exchanged by the ES, in this case, is determined as follows, 
ES PV 
refP P P                             (7) 
where PES, Pref, and PPV are the power exchanged by the ES 
cells, the grid active power reference, and the power generated 
by the PV arrays. The default current exchanged by each 
battery is defined based on (7),  
 
ES
ES
ES
P
I
m -n v
                            (8) 
From which, the effective current exchanged by each battery 
is estimated as, 
ES ES=j ji I                                (9) 
where j is provided by the energy management system 
(EMS), which considers, among other things, the batteries’ 
SOC balance, their cycles balance, as well as their safe 
operating regions. The EMS is developed such that the partial 
shading among the PV cells is also taken into account. 
2) During low irradiance levels,  
During low solar irradiance levels, when the power 
harvested by the PV panels is less than the one required by the 
grid, all the cells of both PV panels and batteries contribute to 
inject the required power to the grid. Thus, the C/D-bridge is 
set to discharging mode. 
3) During irradiance levels equal to the power reference 
When the power generated by the PV arrays is just equal to 
the power required by the grid, two choices are offered, such 
as injecting all the PV power to the grid and floating the 
batteries, or charging the batteries while injecting less power 
to the grid. The choice is made based on the highest price 
revenue to the plant owner, that is assumed in what follows to 
inject the power to the grid as inquired by its operator.  
Accordingly, for all three mentioned modes, the governed 
grid voltage relationship with the filter parameters, as well as 
power cell voltages, takes the following form, 

 
  
 
 
 
n m
g g i i j j
i= j=n
g
f g f
v S v S v S
di
r i L
dt
PV ES
1 +1
= (2 1) +
.
  (10) 
where vg is the grid voltage, Lf is the inductor of the output 
filter, rf is the stray resistance of the filter, and Sg is the Sync-
bridge switching signal. 
C.  Modified Modulation 
During high irradiance levels, when the power generated by 
the PV cell is higher than the one inquired by the grid 
operator, the PV cell switching function (Ui
ref) is larger than 
the switching function required to inject the active power to 
the grid (UP
ref), as illustrated in Fig. 3(a). Consequently, the PV 
gating pulse Si is larger than the gating pulse matching the 
active power reference (SP). The ES cell is, therefore, inserted 
at the same time the PV one is inserted, but at the two extreme 
edges of the PV gating pulse, enough to curtail the surplus of 
power, as indicated by the green color in Fig. 3(a). This mode 
of operation is executed solely when the battery’s SOC is 
below the maximum one (SOCmax), otherwise, the PV cell 
operating point should be moved away from the MPP one. 
When the PV cell is subjected to low solar irradiance levels 
that are insufficient to provide the required power to the grid, 
and the battery’s SOC is above the minimum one (SOCmin), 
then the ES cell is inserted at the boundaries where the PV one 
 
 
 
Fig. 3.  The modified PS-PWM for the proposed M-DC-link converter 
during, (a) charging mode, and (b) discharging mode. 
0
1
(a) (b)
0
1
carrier
0
[p
.u
.]
0
[p
.u
.]
Time Time
i carrieri
0
1
0
1
0
1
0
1
0
1
0
1
Uiref
UirefUPref
UPref
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS  4
TABLE I.   
COMPARISON OF THE PORPOSED TOPOLOGY WITH SOME OF THE EXISTING TOPOLOGIES  
 
CHB [12] 
 CHBB [14]  Proposed topology 
 Boost stage H-bridge  Cells (PV&ES) C/D-bridge Sync-bridge 
Switching frequency fs  >fs × fs  fs <<fg fg  
Current ratings iDCg+Ig ii  iPV+0.5ΔiPV iDCg+Ig  iDCg+Ig iDCg+Ig iDCg+Ig 
Voltage ratings vcell
  i  vcell  vcell vcell×n × vcell×n × 
Voltage stress dvcell/dt  dvcell/dt  dvcell/dt 
Number of switches n×8 ×  n×6 ×  n×2+8 
Inductors -  n ×  - 
Dead-band between the gate drive signals Necessary  Necessary   Necessary Necessary Not Necessary
ivcell is the nominal voltage in both PV and ES cells. 
iiiDCg and Ig are the DC and fundamental current components, respectively. 
 
 
Fig. 4.  Gating signals generation in the modified PS-PWM in (a) the 
PV cells; and (b) ES cells. 
 
is inserted, as indicated by the orange color in Fig. 3(b). The 
PWM scheme used for the generation of such gating signals 
would be as sketched in Fig. 4. In this figure, the ES cells are 
assigned to the PV ones through a selector, which allows EMS 
interference and also having unequal ES cells to the PV ones. 
Note that, shifted triangular carriers were used here, on the 
consideration that the total number of cells is high, requiring a 
low switching frequency (fs). The concept of employing 
shifted triangular carriers in low switching frequencies ensures 
a centered cells insertion. However, in case the total number 
of cells is relatively low, the efficiency of the system can be 
optimized by minimizing the switching loss using shifted 
sawtooth carriers. This pattern allows the ES cells to be 
inserted once per switching period (Ts) after the PV cells are 
inserted in both charging and discharging modes, instead of 
two times as is the case of using shifted triangular carriers.  
To avoid an over-modulation case in the PV cells, at least 
one of the following can be resorted to:  
1) Using the modified PS-PWM demonstrated earlier, 
which ensures that the voltage level at the output of the 
converter is not jeopardized during the charging mode 
with respect to the grid voltage. 
2) Setting lower voltage in the ES cells vES than the voltage 
in the PV equivalents, expediting the power flow during 
the charging time interval within the switching cycle. 
3) Injecting and absorbing the third harmonic component, 
within the converter, through the PV and ES, respectively, 
promoting higher power release from the PV cells to the 
ES ones during the first and last thirds of the grid half-
cycles. This solution allows also mitigating the double-
line-frequency (2) in the PV cell voltages provoked by 
the periodic instantaneous power delivery in the single-
phase system. 
D.  Comparative study 
The switching frequency, the current and voltage ratings, 
the power switches count, the inductors count, and the dead-
band between the gate drive signals, in all the conventional 
CHB (Fig. 1(a) [12]), CHBB [14], and proposed topology are 
summarized in Table I. Note that, CHB-based topologies have 
been considered for comparison, as they share the same 
features with the proposed one from energy management 
perspective. Moreover, CHB structure is conventional and has 
been well investigated and utilized even by the industry. 
Comparing the switching frequency, it can be seen that, all 
cells in the CHB operate at fs, while the CHBB operates at 
higher frequency than fs on the PV boost stage side, 
considering design constraints of the inductors. In contrast, in 
the proposed topology there are some bridges, which operate 
at a switching frequency that is even less than fs―the Sync-
bridge operates at the line frequency fg and the C/D-bridge at 
few seconds rate depending upon the weather conditions. 
Consequently, the switching loss should be less in the 
proposed topology. These loss will be calculated later 
according to the built prototype. 
In term of current ratings, it can be seen that, the proposed 
topology is similar to its counterparts. Meanwhile, the voltage  
 
 
 
 
 
 
Fig. 5.  PV-fed multilevel converters with integrated ES, in terms of (a) 
number of switches, and (b) element prices. 
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TABLE II.   
GRID SPECIFICATIONS AND DESIGNED PARAMETERS OF BOTH THE MULTILEVEL DC-LINK CONVERTER WITH INTEGRATED ES AND CHB 
fg 
(Hz) 
Vg 
(V) 
Ig 
(A) 
fs 
(kHz) 
Lf 
(mH) 
vcell 
(V) 
CPV 
(mF) 
CES 
(mF) 
Lb 
(mH) 
n  
& 
m-n 
IGBT1 
CHB 
Proposed topology 
PV&ES cells C/D-bridge Sync-bridge 
50 230√2 12 2.5 3.5 190 2 2 0.3 3 IRGP4072DPbF IRGP4072DPbF FGW35N60HC FGW35N60HC 
1Insulated-Gate Bipolar Transistor  
 
 
ratings used in the proposed topology is higher in some power 
switches, such as those in the C/D- and Sync-bridges, since 
the voltage seen by these bridges is equal to the sum of the PV 
cells (or ES cells). The voltage stress is, however, similar in 
all three inverters. The underlying reason behind the voltage 
stress similarity despite the different voltage levels in the C/D- 
and Sync-bridges, is that the voltage change rate is according 
to one cell shaping the staircase output voltage waveform. As 
it can be seen from both Table I and Fig. 5(a), the proposed 
topology uses fewer power switches compared to the CHB and 
CHBB, especially in the high levels region since the eight 
switches in the C/D- and Sync-bridges become negligible. On 
the inductors side, they are employed only in the CHBB. One 
can see from the same table, that the Sync-bridge does not 
require dead-band between the gate drive signals since it 
inverts at the zero-voltage crossing point, where all cells are 
bypassed. Note that, the bidirectional-boost stages in the ES 
cells, as well as output filter are not considered in the 
comparative study along the paper since they are assumed to 
be equivalent from all aspects. 
In order to have a realistic evaluation of the proposed 
topology in term of cost, averaged prices from several web 
stores of the aforementioned elements have been accounted. 
For the insulated-gate bipolar transistors (IGBT)s of the power 
cells, IRGP4072DPbF has been selected for all three 
converters in order to have a fair comparison. Due to the 
higher voltage ratings in the C/D- and Sync-bridges, 
FGW35N60HC, IKY40N120CS6, IXBH12N300, and 
IXYH30N450HV have been considered for the case of, 
respectively, 7, 11, 23, and 41 levels. The gate drivers and 
heat sinks have been chosen to be IR2102 and 625-45AB, 
respectively, for all power switches, while the boost inductors 
in the CHBB were SC-15-05JH model. As it can be seen from 
Fig. 5(b), which shows the resulted prices, although the 
proposed converter employs fewer IGBTs, their price is still 
almost similar to the CHB’s and CHBB’s, for all considered 
levels. This is mainly due to the higher price of the C/D- and 
Sync-bridge switches, as their voltage ratings increase with the 
levels increase. Nevertheless, the proposal is cheaper than the 
CHB since it still employs fewer gate drivers and heat sinks. 
The CHBB employs fewer IGBTs than the CHB, it is, 
therefore, cheaper. However, the CHBB is still more 
expensive than the proposal due to the employed inductors. 
IV.  SIMULATION RESULTS 
A.  System Description 
For the sake of the experimental validation of the operation, 
analysis, and modulation of the proposed topology, a reduced 
scale 2-kW system has been designed, where its specifications 
and designed parameters are shown in Table II. The design 
constraints were an inductor peak-to-peak current ripple of 
25%  in  the  bidirectional-boost  stage  of  the  ES cells, and a 
TABLE III. 
PV MODULES AND BATTERIES CHARACTERISTICS 
PV Parameter Value Battery Parameter Value 
Current at MPP, iMPP  4A Cell nominal voltage, vbat 3.6V 
Voltage at MPP, vMPP 30V Cell rated capacity, Q 2.6Ah 
 
 
capacitor peak-to-peak voltage ripple of 5% in both the PV 
and ES cells. 
The PV modules were ASS 120 W-60/125m model from 
Automotive Solar Systems GmbH, and the key characteristics 
that were taken from their datasheet are listed in Table III. In 
order to achieve the required voltage level for grid-connection, 
five PV modules were connected in series in each PV cell. The 
battery packs were assembled by three strings, ten cells in 
each, using lithium-ion type cells, referenced as ICR18650, 
whose specifications are listed in Table III too. For testing the 
proposed topology, the control structure reported in [5], has 
been employed here, where minor changes including EMS and 
modulation have been introduced since the referred controller 
is for PV-fed CHB without ES. 
B.  Tests 
Since the proposed converter is prone to different operating 
scenarios, it has been tested accordingly. The system is tested 
in three seconds test, where in each second, the irradiance 
changes, emulating different operating conditions. Fig. 6. 
shows the whole test, where the harvested PV powers, PV 
 
 
 
Fig. 6. The simulation test performed on the proposed topology, 
consisting of different weather conditions. 
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Fig. 7. A zoomed view on the sum of the output voltages at the PV and ES cells, in addition to the converter’s output voltage and current: (a) high 
solar irradiance; (b) medium solar irradiance; and (c) a complete absence of the solar irradiance. 
 
 
 
Fig. 8. The M-DC-link’s output voltage and current in case of reactive 
power changes. 
 
 
The first time-interval of the test is when the PV panels are 
subjected to high solar irradiance, where the harvested power 
is higher than the power planned to be injected to the grid, 
which is in the three test time-intervals assumed to be 1kW. 
Since the period of the sum of the output voltages of the PV 
cells, as well as of the ES cells is smaller than the whole test 
duration, they are shown in enlarged form in Fig. 7(a). The 
output voltage of the converter, the grid voltage, and the 
current injected to the grid are also shown in the same figure. 
As it can be seen from the grid current in Fig. 7(a), the 
proposed converter is prosperously injecting a current that is 
conforming to its given reference, although the extracted PV 
power is higher. Meanwhile, from both Fig. 6(c), and ES cells 
voltage shown in Fig. 7(a), the batteries are absorbing the 
surplus of power through the negative voltage applied to them 
using the C/D-bridge, while maintaining the staircase output 
voltage waveform.  
In the second time-interval, the solar irradiance decreases to 
500W/m2 among all PV cells, emulating a cloudy period in the 
day. According to the PV modules datasheet, under this 
irradiance level the PV panels generate lower power than the 
one planned to be injected to the grid, which is consistent with 
the obtained results in Fig. 6 (a). Similar to the first time-
interval, a zoomed view of the second one is shown in  
 
 
 
 
 
 
Fig. 9. Switching and conduction loss of both the proposed M-DC-link 
topology and CHB under (a) the European efficiency test, (b) modified 
European efficiency test, and (c) European efficiency test when the 
batteries float. * Shifted triangular carrier. ** Shifted sawtooth carrier. 
 
 
Fig. 7(b). One can see from the grid current in Fig. 7(b) that, 
although the generated power from the PV arrays is less than 
the required one, the proposed converter is still injecting a 
current to the grid according to its provided reference through 
the energy stored in the batteries. As it can be observed from 
Fig. 6(c) and Fig. 7(b), the batteries are injecting the deficit of 
power through the positive voltage applied by the C/D-bridge, 
while the staircase output voltage waveform is retained. 
In the third time-interval, the PV cells operate under a 
complete absence of the solar irradiance, emulating night 
times. As it can be seen from Fig. 6(a), the PV powers is 
nulled, while as shown in Fig. 6(b), the PV cells preserved a 
voltage above 130V in the capacitors, each, which is due to 
the minimum duty cycle provided by the control algorithm, on 
the account to rise the voltage back to its reference. 
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It is worth to shed the light on the width of the converters’ 
output voltage at the last level in both positive and negative 
grid half-cycles in Fig. 7(a), (b), and (c). The reason that the 
voltage width in the last level in Fig. 7(b) and (c) is larger than 
in Fig. 7(a) lies on the fact the voltage amplitude in Fig. 7(a) is 
higher due to the high solar irradiance. 
Another test has been performed considering that both the 
solar irradiance and output active power are fixed, while the 
reactive power (Q) changes from 650 to 0VAR, and then from 
0 to -650VAR. As it can be seen from Fig. 8, which shows the 
corresponding results, the proposed inverter is confirming its 
capability for reactive power exchange, as it is well injecting 
and absorbing it according to its given reference. 
C.  Efficiency  
Finally, the switching and conduction loss in both the CHB 
and proposed M-DC-link converter with built-in ES are 
calculated using PLECS toolbox based on the devices real 
datasheets, which are corresponding to the models stated in 
subsection III.D. Note that, for accessing the switching and 
conduction loss, the modified PS-PWM has been applied on 
both the proposed and CHB topologies. 
Fig. 9(a) shows the calculated loss for these converters 
when they were operating under the European efficiency 
(Euro) test, where the power injected to the grid was kept at 
1kW for all irradiance levels. The European efficiency is 
assessed as, 
   
  
Euro 100% 50% 30%
20% 10% 5%
= 0.2 + 0.48 + 0.1
+ 0.13 + 0.06 + 0.03
      (11) 
such as, 100% stands for the efficiency of the converter 
operating under 100% of the solar irradiance of the standard 
test conditions (STC). As it can be seen from this figure, the 
proposed topology suffers from less conduction loss, while the 
switching loss are also less but the improvement is 
insignificant. The differences in the conduction loss are 
important since in the proposed converter the line current 
crosses one switch in each cell, in addition to the two switches 
of the C/D- and Sync-bridges at every instant, while in the 
CHB topology it crosses two switches in each cell. The 
European efficiency of the proposed topology and CHB were 
measured as 96.06% and 95.41%, respectively. The switching 
loss are further minimized through the shifted sawtooth 
carriers, as shown in blue color in the same figure, improving 
the efficiency up to 96.2%. 
The European efficiency test, however, considers the change 
in the power level on the PV side only, restricting the test of 
PV-fed converters with integrated ES to one operating point 
according to the power injected to the grid as confirmed by the 
displayed power loss in Fig. 9(a). A modified efficiency 
evaluation test is, therefore, introduced in this paper, allowing 
the PV-fed converters with built-in ES to be tested under the 
whole power operating range according to the following 
formula, 
 
.
ES 30% 20% 15%
MEuro 100% 50% 30%
10% 5% 0%
20% 10% 5%
= 0.2 + 0.48 + 0.1
+ 0.13 + 0.06 + 0.03
   
  
  (12) 
where the subscripts still follow the same definition as in the 
European efficiency, while superscripts correspond to the 
power drawn from ES cells. Therefore, 100%
30%  denotes to PV 
arrays subjected to 1000W/m2 solar irradiance and the 
batteries are injecting 30% of this power. According to this 
analysis, the converter should be designed for higher power 
than the adopted PV power rating in order to inject power 
from the batteries even if the PV arrays are producing their 
maximum power, if needed. The case of 100%
30%  has been 
specifically added into the efficiency evaluation test to 
emulate the situation when the converter contributes to grid 
ancillary services, such as voltage support and frequency 
regulation (e.g. to cope with external disturbances). The 
modified European efficiency for the evaluation of both the 
proposed topology and CHB were measured as 96.44% and 
95.85%, respectively, and their detailed switching and 
conduction loss are displayed in Fig. 9(b). The efficiency can 
be again further improved by reducing the switching loss 
through the shifted sawtooth carriers up to 96.58%. 
Another test was done considering the case where the 
batteries float, i.e. simulating the system under one of the 
following cases: 
1) The power injected to the grid just equals the power 
drawn from the PV panels; 
2) The power that needs to be injected to the grid is higher 
than the one harvested, but the batteries SOCs reached 
their minimum; or 
3) The power that needs to be injected to the grid is less than 
the one harvested, but the batteries SOCs reached their 
maximum. The latter case happens more often since the 
batteries’ SOC usually reach SOCmax around noon. 
The European efficiency of both the proposed topology and 
CHB were measured as 98.13% and 96.55%, respectively, 
while their detailed switching and conduction loss are shown 
in Fig. 9(c). It is noteworthy from the registered efficiencies 
and Fig. 9(c) that, the difference between the two converters 
during this test is significant. The underlying reason behind 
the prominent efficiency of the proposed converter in this test 
is that, the ES cells can be bypassed using the C/D-bridge 
when they are in float mode, opposed to the CHB’s case 
where the line current flows through all cells even if they are 
neither injecting power nor absorbing it. 
 
 
 
 
 
Fig. 10. The built experimental test bench for validating the proposed 
topology. 
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Fig. 11. The experimental results of the proposed topology during: (a) high solar irradiance; (b) medium solar irradiance; and (c) a complete 
absence of the solar irradiance (300V/Div for the voltages, 3A/Div for the current, and 5ms/Div for the time). 
 
 
V.  EXPERIMENTAL VALIDATION 
According to the specifications given in the simulation sec-
tion, a real prototype has been built to experimentally validate 
the operation, analysis, and modulation of the proposed con-
verter (see Tables II and III). The power modules were custom 
made. For testing the PV panels with flexibility in changing 
the solar irradiance, three PV emulators from Electro-
Automatic, model PSI 91500-30, have been used. For emulat-
ing the batteries, they have been replaced by Chroma pro-
grammable electronic loads, model 638004, during the charg-
ing mode, and replaced by Intepro DC-sources, model 
PS9000, during the discharging one. For running the control 
algorithm, SCALEXIO from dSPACE has been used. The 
used SCALEXIO have one DS6001 processing board, two 
DS2655M2 field programmable gate arrays (FPGA), and three 
DS6221 analogue to digital conversion (A/D) boards. The 
developed modulation strategy, which is presented in section 
III, has been programmed on one of the DS2655M2 FPGAs, 
with a resolution of 9ns. The control algorithm has been im-
plemented on the DS6001 processing board, which sends the 
command signals to the DS2655M2 FPGA with an update rate 
according to the switching frequency. The DS6001 processing 
board receives the analogue measured signals converted to 
digital through the DS6221 A/D conversion board. 
Similarly to the simulations, the system has been tested in 
the experiment. The system started operating under high solar 
irradiance, generating power higher than the power reference. 
The sum of the output voltages of the PV cells, the sum of the 
output voltages of the ES cells, the converter output voltage, 
and the current injected to the grid, during this mode of 
operation are shown in Fig. 11(a). As it can be seen from this 
figure, the PVs’ output voltage is higher than the converter’s 
output voltage. One can see from the current injected to the 
grid that it is conforming to the current reference, where the 
excess of power is distributed to the ES cells. 
Secondly, the solar irradiance has been decreased in the PV 
emulators so that the generated power is lower than the 
inquired active power. The sum of the output voltages of the 
PV cells, the sum of the output voltages of the ES cells, the 
converter’s output voltage, and the current injected to the grid, 
during this operating mode are shown in Fig. 11(b). As it can 
be seen from this figure, although the PV cell voltages are 
low, the current injected to the grid is at the same level of its 
reference, where the ES cells are compensating for the lack of 
power. 
Lastly, the power from the PV simulators was stopped, 
emulating PV arrays during night times. The sum of the output 
voltages of the PV cells, the sum of the output voltages of the 
ES cells, the converter’s output voltage, and the current 
injected to the grid, during this test condition are shown in Fig. 
11(c). As one can see from this figure, the ES cells are 
successfully injecting current to the grid in agreement with the 
inquired active power; despite the complete absence of the PV 
arrays. 
Note that, in all performed tests the proposed converter has 
retained the step-like output voltage, promoting the use of a 
smaller output filter, as well as evading the over-modulation 
issue, which exists in most PV+ES multilevel converters. The 
maximum total harmonic distortion (THD) has been calculated 
as 2.12%, which is corresponding to the charging mode; 
however, the difference is insignificant compared to those of 
the remaining modes. 
VI.  CONCLUSION 
This paper proposed a M-DC-link converter, along with a 
modified PS-PWM for PV systems with built-in ES. The 
proposal performance was examined based on two different 
carrier signals, namely; the shifted triangular carrier and 
shifted sawtooth carrier. Moreover, the proposed M-DC-link 
converter with integrated ES was compared to the classical 
CHB-based architectures in terms of semiconductor devices’ 
count and switching frequency, voltage ratings and stress, 
current ratings, and more importantly cost.  
The proposed topology offers the same advantages of the 
CHB equivalent, as well as the following further advantages: 
1) lower switch-count, which could reach around 50% 
when using high cells’ count; 
2) lower conduction loss. In addition, the conduction loss 
are further improved during batteries float mode since 
the ES cells can be bypassed using the C/D-bridge; 
3) lower switching frequency in some switches, yielding 
into lower switching loss; 
On the other hand, it suffers from higher voltage ratings in 
the employed C/D- and Sync-bridge switches. 
Finally, the proposed converter has been experimentally 
tested under different weather conditions to cover several 
possible scenarios, where it was shown that the proposal is 
feasible and multifunctional. 
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